


FIG. 1
SAN architecture






FIG. 3

DIRECTOR BOARD

CACHE MEMORY 220

FIG. 4

BACKPLANE 302

TO/FROM DISK DRIVES 40

TO/FROM HOST COMPUTER / SERVER / HOST PROCESSOR 120

MESSAGE NETWORK BOARD 304

MESSAGE NETWORK BOARD 3042

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

DIRECTOR BOARD

BACKPLANE 302

CACHE MEMORY BOARD

CACHE MEMORY BOARD

[illegible]





FIG. 7

DIRECTOR BOARD 1801






FIG 8

FIG 8A





FIG 8B







FIG 9

CPU BUS 317




F1610

420

Receive Datapath

CPU BUS 317

ME Rec DMA Interface



Message Bus Send Operation

FIG. 11A




FIG 11

FIG 11A

FIG 11B

MESSAGE
Software Increments Engine Xmit Write Pointer

STATE MACHINE
Checks
Write Pointer
=
Read Pointer


STATE MACHINE
Initiates 64 Byte
Descriptor
Transfer
Via DMA Xmit
operation








32 Byte Command &
32 Byte Message Payload
Into xmit Data Buffer

2

Message Bus Send Operation Continued

F1611B





Message Bus Receive Operation

FIG. 12A





FIG. 12

FIG. 12A
FIG. 12B

Message Bus Receive Operation Continued



F-1412B

Message Bus Acknowledgment Operation

F-14.13





FIG 1AA

Xmit CPU flow



F1414B

Xmit Msg fl w





FIG 15A

Rec msg fl w



F1615B

Rec cpu flow

